Abstract. There are two major goals that must be addressed in a portable back end: a good sequence of instructions must be selected making full use of the capabilities of the machine, and it must be possible to orchestrate target-speci c optimizations. A key to the rst problem is the language MLRISC, intended in part, to represent the simplest and most basic operations implementable in hardware. The importance of MLRISC is that it provides a common representation for expressing the instruction set of any hardware platform. Bottom-up tree pattern matching with dynamic programming, expressed using succinct and clear speci cations of the target instruction set, is used to generate target machine code from an MLRISC program. Target-speci c optimizations are performed by parameterizing o -the-shelf optimization modules with concepts common across architectures. The speci cation of a variety of architectures, and the ability to mix and match sophisticated optimization algorithms are shown. The resulting back end is independent of the intermediate language used in SML/NJ, and could in principle be used in a compiler for a source language quite di erent from SML. We argue that porting the compiler to a new architecture requires substantially less e ort than the existing abstract machine approach, and report signi cant gains from preliminary architecture description driven optimizations.
Introduction
Portability is crucial to the widespread use and acceptance of any new language. Not only must the compiler be readily portable to a wide variety of architectures, but it must also generate code that is competitive with one where portability is not an issue. The compiler cannot be biased towards one architecture.
The Standard ML of New Jersey system (SML/NJ) 3, 4] is a highly optimizing compiler that uses the Continuation Passing Style (CPS) intermediate form for optimization 2] . Most of the optimizations in the compiler are done at this level. The code generation model has been based on an abstract machine called the cmachine for code machine. The cmachine has a small set of registers, and a fairly high level instruction set. There is a cmachine instruction that can expand to several hundred instructions. Registers include: an allocation pointer representing the next available location in the heap, a limit register representing the highest address in the heap, a set of miscellaneous registers for parameter passing, and others. The compiler is ported to a new architecture by providing a mapping of the cmachine registers to physical registers, and templates that macro-expand cmachine instructions into target machine instructions. Such a port is unsatisfactory in several ways: useful low level optimizations are omitted in the translation to machine code; it may not be possible to use the full capabilities of the target architecture and its instruction set, and it is sometimes di cult to incorporate target-speci c optimizations. The back end is responsible for linking, scheduling, span-dependency analysis, and binary instruction output. There is no dependence on the host assembler and linker. Various target speci c optimizations, such as scheduling are manually implemented for each architecture.
Two major problems must be addressed in a portable back end, namely: a good sequence of instructions must be selected for the task, making full use of the available registers and instructions, and it must be possible to orchestrate optimizations speci c to the architecture, without compromising portability.
Overview of Our Approach
Our new approach is not biased towards any architecture. CPS is compiled to a tree language called MLRISC; intended in part, to describe the simplest kinds of operations implementable in hardware. No assumptions are made regarding addressing modes or types of instructions, and because of our register allocation scheme, there are few assumptions made about physical registers. The ML-RISC is then converted to a ow graph of target machine instructions, which is optimized using generic optimization modules parameterized over a machine description.
The importance of MLRISC is that it provides a common medium for the speci cation of any instruction set. There are basic operations implementable in hardware, and instructions are made up of these operations. An instruction ought to be de nable using these basic operations.
Bottom-up tree pattern matching with dynamic programming (BURG) is central to our approach. The translation from CPS to target machine code proceeds in three major phases, two of which involve BURG speci cations (Figure 1 ). The high level CPS is rst translated into a simpler form called ctrees, suitable as input to BURG. Several optimizations are performed during this simplication. Using the BURG speci cation , the ctree language is rewritten to MLRISC trees, optimizing the tagging and untagging of arithmetic operations along the way. BURG is used once again to translate MLRISC to a owgraph of target machine instructions. The speci cation is a description of the target architecture instruction set and registers. Various optimizations such as liveness analysis, scheduling, span-dependency analysis, and graph-coloring register allocation are performed on the target machine instructions. The optimization phase is parameterized over a machine description represented as a set of SML modules. The back end is constructed by a series of functor applications and is a nice demonstration of the exibility provided by the module system 15]. The concise description of the instruction set in terms of MLRISC, and the ability to perform architecture description driven optimizations, are the key contributions.
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ML-Burg
The new code generation strategy is implemented using a SML version of iBurg 10, 13] . Given a tree rewriting system augmented with costs, ML-Burg generates a program to perform bottom-up tree pattern matching with dynamic programming. A successful reduction of the input tree, corresponds to rewriting the input tree to a special non-terminal symbol called the start non-terminal. Upon successful reduction, facilities are provided to walk the tree emitting semantic actions associated with the rules that matched.
Consider the rewrite system speci ed below: It is precisely this ambiguity in speci cation that is the strength of tree rewriting code generation techniques. Dynamic programming nds the cheapest set of instructions to implement the program. The reduction on the left has a cost of three, while the one on the right has a cost of two. This example however, does not demonstrate the ability to describe di erent register classes available on the target architecture, or non-regular register sets (Section 6). Figure 2 shows the SML signature for MLRISC. The instruction set, described by the datatype mlrisc, makes no assumptions about addressing modes on the target machine. It is possible to JMP to anything, and LOAD/STORE from anything. Each mlrisc instruction de nes a basic combinator that will be used to describe the target instruction set. A BURG grammar is used to de ne the instruction set, and the associated semantic actions can be used to e ectively utilize the hardware.
MLRISC
Non-commutative arithmetic operations specify the order of evaluation of arguments, using the type order. The order of evaluation must be recorded to preserve the semantics with respect to arithmetic exceptions. Thus instructions like SUB and DIV, etc., specify the order of evaluation. The order is assumed to be left-to-right for commutative operators.
There is a commitment to general purpose and oating point registers, REG and FREG respectively. Nearly all processors today have these sets of registers and provide dedicated instructions to operate on them. This does not preclude the Motorola 68000 that does not have general purpose registers. BURG nonterminals may be used to represent the Motorola 68000, address and data registers (Section 6).
Lastly, MLRISC has no connection to the CPS intermediate representation or dedicated registers, and can be easily divorced from SML/NJ system.
Ctree and MLRISC Generation
The ctree representation is used to simplify the high level semantics of CPS, and provide a suitable tree representation for input to BURG. Generating a tree representation from the linear CPS input must observe the semantics with respect to arithmetic exceptions and memory. Several low level optimizations may be performed on the ctree representation, such as: plemented as a tight loop copying consecutive locations from one memory area to the record being created. { Propagating increments to the allocation pointer, so that it is performed only once at the function exit points.
Dynamic programming is used to optimize the tagging and untagging of arithmetic expressions, in the translation of ctrees to MLRISC. Integers in SML are tagged with their lowest bit set to one, (i.e., the integer n is represented as 2n + 1). On the MIPS, the old code generator expands the CPS program (x:=a-b; z:=x+y) to: The resulting MLRISC program represents the simplest set of operations required to implement the CPS program. The burden of various optimizations till this point, in the abstract machine model, would have been on the person porting the compiler. These optimizations would be repeated for each architecture. Now, it has been transferred once and for all, to a person that is an expert on the internals of the compiler. These basic operations must now be combined to match instructions on the target machine.
Instruction Set Speci cation
As a concrete example, Figure 3 introduces a fragment of the SPARC speci cation. An e ective address on the SPARC can either be a register+displacement or a register+register. This is speci ed using the non-terminal ea. The semantic actions associated with rules that reduce to ea, return a value of type eaValue. The operand to a LOAD must be reduced to the non-terminal ea, and the code to emit is a simple case statement over the various eaValue constructors. Fortunately, no restrictions were imposed on the operand to LOAD in the MLRISC design. This example extends to handle the full set of addressing modes and instructions found on CISC machines such as the Intel i486 or Motorola 68000. A description of the i486 addressing modes involves just 10 lines of BURG speci cation.
An example from the Motorola 68000, illustrates how simple speci cations can later on yield high quality code, and the use of non-terminals to denote various kinds of register classes. On the 68000, certain kinds of registers are not permitted as operands to instructions. For example, the operand to LOAD must be reducible to an address register. The result of the load may be either an address or data register. This is fairly easy to specify by devoting a non-terminal to address registers. A possible fragment of the 68000 speci cation is shown in Figure 4 .
For correctness, a movl is required in the implementation of ADD. Since we assume an in nite number of registers, which are later assigned to physical registers, these moves normally turn out to be harmless. Coalescing non-interfering live ranges in a graph-coloring register allocation algorithm 9], collapses rd and dreg 1 to the same physical register where possible, eliminating the redundant move. This technique is used quite e ectively to handle the non-regular register set on the Intel i486. These speci cations and semantic actions are very simple, yet they describe quite varied and complex systems. The combination of ML-Burg and MLRISC is an elegant way to solve the instruction selection problem. BURG is expressive enough to allow the concise speci cation of most instruction set. A similar observation was reported by Appel 5] , who wrote TWIG 1] speci cations for the VAX and Motorola 68000; detailed information was encoded in the cost function to aid in the selection of the best rule. Porting the compiler does not require knowledge of any compiler internals, such as tagging schemes, runtime representations, and semantics of high level abstract instructions (often speci c to SML). The instruction set must be speci able in MLRISC, which is then used to pick the cheapest instructions to emit with respect to the cost function. Since the generated MLRISC data structure is larger than the source CPS, the instruction selection is done in small units.
Target Machine Architectural Description
Once instruction selection has been performed, facilities exist to generate a generic control owgraph, where the nodes contain target machine instructions. It is not possible to directly output the binary representation of instructions as they contain pseudo-registers and symbolic labels. Instruction scheduling, spandependency resolution, and further optimizations, may be necessary before nal binary code emission. Writing target-speci c optimizations for each architecture would be a portability nightmare. Instead, we use a scheme where o -the-shelf optimization modules are parameterized over a description of the target machine.
While all machines are di erent in detail, they are all very similar in concept. The idea behind our machine description is to describe those concepts that are common across architectures, and use them in generic optimization modules. The structure of the machine description is shown in Figure 5 . At the lowest level of the module dependency is a description of the storage units on the machine, speci ed by the signature CELLS. Several data ow problems require e cient operations over sets of cells, so we require the type cellset and the usual set operations over them. These are easily constructed using modules dened in the SML/NJ Library 6]. The signature INSTRUCTION is a speci cation of the available instructions on the machine in terms of its cells. This hierarchy corresponds to the fundamental design of von Neumann machines. Lastly, the signature INSN_PROPERTIES contains the bulk of the machine description. Useful properties of the instruction set are collected here, and used in generic optimizations modules. For example: the type kind, returned by the function instrKind, is used to classify instructions as being either a NOP (IK_NOP), a jump instruction (IK_JUMP), or any other (IK_INSTR); the type target returned by branchTargets is used to describe the target of branch instructions. instrKind and branchTargets are used to implement a generic module that produces a owgraph specialized over instructions of the target machine. Figure 6 shows the machine description for the SPARC. The type cell includes: an unlimited supply of general and oating point registers (Reg and Freg, respectively), the condition code register (CC), and the oating point condition code register (FCC). The stack (STACK) and memory (MEM), which are not normally considered to be in the same category as registers, are also included. Instructions that access the memory or stack, will be marked as accessing the MEM or STACK resource. This information is used during instruction scheduling. SparcInstr is the module matching INSTRUCTION in the machine description. The type operand has been simpli ed for expository purposes. SparcProps shows a fragment of the module matching INSN_PROPERTIES. The module is a total of 460 lines, most of which is boiler-plate.
As additional optimization modules are developed, one may expect the signature for INSN_PROPERTIES to grow, in order to meet the demands for more information about the target architecture. After a certain point in this evolution, generating high quality code for a new architecture will involve mixing and matching o -the-shelf optimization modules to suit the architecture. A generic basic block scheduler that is parameterized by a machine description, described above, has been developed. Figure 7 shows the machine properties required for this purpose. We describe each component individually in more detail to illustrate their complexity (or more appropriately, lack of): branchDelayedArch is a boolean ag that indicates if the architecture requires a branch delay slot. Special considerations are used for picking this instruction if needed. latency(instr) is a function that returns the number of cycles needed to execute the instruction instr. needsNop(instr,instrs) during scheduling there may not be enough instructions available to keep the pipeline busy while executing high latency instructions. Further, some architectures require an explicit NOP (No OPeration) instruction between two instructions under such circumstances. For example, on the MIPS, a MFHI instruction must occur at least two instructions after a structure SparcCells = struct structure S = SortedList datatype cell = Reg of int | Freg of int | CC | FCC | STACK | MEM type cellset = int list * int list * int list fun cardinality(r,f,e) = length r + length f + length e fun union ((r1,f1,e1),(r2,f2,e2) MULT instruction. needsNop returns the number of NOPs required between instr (the instruction being emitted), and instrs (the previous instructions emitted). defUse(instr) returns list of resources de ned and used by the instruction. This is used to construct the data dependency graph. isSdi(instr) returns true if instr is a span-dependent instruction whose size is determined by the nal value of labels. minSize/maxSize(instr) returns the minimum/maximum size of the instruction instr. These two functions are used to schedule blocks with spandependent instructions. The value of labels is calculated assuming all instructions expand to their minimum size. Another calculation is performed assuming all labels expand to their maximum size. If the size of a spandependent instruction does not vary under these extremities, then it may be expanded, and scheduled along with the other instructions in that block. Such a block is said to be stable. Scheduling a basic block re nes the value of labels under these two extremities and may stablize an otherwise unstable block. If unstable blocks still persist, then there is no option but to expand the span-dependent instructions to their maximum size. sdiSize(instr,labM ap,loc) returns the size of the span-dependent instruction instr, under the assignment of labels given by labMap, where the current location counter is loc. expand(instr,size,labM ap) returns the sequence of instructions when the spandependent instruction instr is expanded to size number of instructions, assuming the assignment of labels given by labMap. The generic basic block scheduler is 397 lines of SML code. The module to perform span-dependency analysis is 384 lines. In a similar fashion to basic block scheduling, we have developed a generic graph-coloring register allocator used to allocate general purpose and oating point registers on most target machines. In addition, on the IBM RS/6000 it is used to allocate pseudo condition code registers among the eight condition code registers available. More optimizations are planned in the near future. Figure 8 shows the construction of the SPARC code generator, which is formed by linking several optimization phases. The FlowGraph functor produces a owgraph data structure specialized over the SPARC instructions. The Liveness functor exports a function called liveness, which will annotate the owgraph with liveness information at block boundaries. Optimizations are mixed and matched using functor applications. The functors RegAllocator and FlowGraphGen implement a certain optimization, and requires a function codegen that will be invoked to perform the rest of the optimizations. The functor BBSched that performs basic block scheduling, is the last in the chain, and exports a function called finish that does the nal machine code output. The SPARC code generator, in Figure 8 , strings together: owgraph generation that includes liveness analysis (FlowGen); integer register allocation (IntRAlloc); oating point register allocation (FloatRAlloc), and nally basic block scheduling (BBsched). The various parameters to these functors are unimportant except to note that they are speci ed by signatures that describe generic properties of architectures. The example illustrates that the use of functor application makes it easy to mix and match generic optimization modules to suit the SPARC architecture. A fairly standard set of SML benchmarks are used 2]. We rst measure the improvements from using a more sophisticated register allocation scheme. SML/NJ supports a register passing style for parameters, and it is essential that operands be computed in the right register. Register constraints may require that the operand be rst computed into a temporary and later moved into the correct register before a function call. The rst column of Figure 9 shows the number of register-register moves required at function call boundaries in the existing compiler (version 0.93). The second column shows the performance of our new graph-coloring register allocator. At least 40% of the original register-register moves are removed. Figure 10 shows the improvements from dynamic programming and the allocation pointer optimization described (Section 5). The rst column shows the static code size (in number of instructions) without any optimization, and the second with these optimizations. There is a static code size improvement of 2-5%. In terms of dynamic instruction counts, this corresponds to roughly 1-3% improvement. This is encouraging as these improvements have come largely for free in our attempt to improve portability. Machines such as the Dec Alpha or the IBM RS/6000, should do even better, because multiple over ow checks may be collapsed into one.
While compile time speeds are acceptable, we do not report them since the new system is not tuned or optimized for this. The back end in the current SML/NJ compiler takes about 25% of the total compilation time. This percentage does not include CPS optimization. The new back end is currently about 3-4 times slower.
Future Work
Machine descriptions are required for all the architectures that the SML/NJ compiler currently supports, which include, the Motorola 68000, and the HPPA. Work is in progress on a DEC Alpha port. The main areas for future work relate to the speed of compilation, and further optimizations relevant to RISC processors. Our compilation scheme is highly symbolic | developing fast A highly portable and optimizing back end has been described. It addresses the problems of target machine instruction selection and machine speci c optimization. Porting the compiler to a new architectural platform is expected to be trivial for someone ignorant of the internal of the compiler, but familiar with the architecture. O -the-shelf optimization modules can be easily constructed to suit a particular machine. The set of optimizations currently implemented show encouraging results.
